# Exploring the Effect of Switch ON Resistance on the Performance of Various Class E Power Amplifier Topologies 

Mir Mohsina Rahman ${ }^{1}$ and G.M. Rather ${ }^{1}$<br>${ }^{1}$ Department of ECE, National Institute of Technology Srinagar, J\&K, India

Received 12 Nov. 2019, Revised 14 May 2020, Accepted 25 Jul.. 2020, Published 1 Sep. 2020


#### Abstract

Although the working of class E Power Amplifiers (PA) based on various tuned circuits is very well presented in the referenced papers, the performance disparities due to non-idealities in switching device is not very well discussed. Moreover, there is a lack of comparative study of the same with respect to diverse class E PA topologies. Capturing the effect of parasitics of the switch correctly plays an important role in the PA design, as the design equations with parasitics are greatly affected. This paper aims to explore the impact of the saturation/ON resistance of the switching device on power amplifier performance parameters. The paper presents the analysis and comparison of various SMPA topologies based on the diverse tuned circuit networks. The analysis is done at 2.4 GHz Industrial, Scientific and Medical band (ISM). It is observed that with the variation of switch resistance in the ON state, the power added efficiency and the power delivered to the load indicates an inverse dependence. Furthermore, as the saturation resistance increases more harmonics are observed at the load which in turn increases total harmonic distortion. The power loss in the switching device is also investigated and is found to have a direct relationship with the switch ON resistance.


Keywords: Switched Mode Power Amplifiers, ISM band, Power Added Efficiency, Total Harmonic Distortion

## 1. INTRODUCTION

The power amplifier (PA) being the main source of power loss in the transmitter of a wireless communication system has become a prime research interest for PA designers. [1]. A designer has to make several suitable trade-offs to make the PA fit for a certain application. PA design depends mainly on the operating frequency, the device technology available and the area of its usage [2], [3]. Power amplifiers are mainly grouped as linear and switched-mode amplifiers. Linear amplifiers comprise of class A, B, AB and C power amplifiers [4]. These are defined by the length of the cycle for which the current of the output stage transistor flows through the load. Linear power amplifiers are called so because the output of the amplifiers is a linear function of the amplifier input [5] [6]. The other class, namely switched-mode power amplifiers (SMPAs) are called so because the transistor is driven as a switch. This improves the PA efficiency considerably, but at the same time, the shape of the signal is not preserved. As such, SMPAs are non- linear in nature [7]. Class D, E and F are the classic examples of switched-mode power amplifiers [8] [9] [10]. SMPA becomes a good choice for battery critical applications that require high efficiency. Among the various classes of SMPA, the class E amplifier
is the most area-efficient in addition to being highly power efficient as will be discussed in the rest of the paper. Hence, it becomes best suited for biomedical applications at the ISM band.

Class E PA has been extensively studied since it was first introduced by Ewing in 1965 and later by Sokal in 1975 [10] [11]. Researchers have proposed numerous variations in class E PA, thus catering to a large number of applications. Generally, the basic assumption made in the design of the class E PA is that the switching device has an ON resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) equal to zero ohms. This condition, although possible ideally, has no practical significance. A switching device like BJT, MOSFET, etc., has inherently a finite value of saturation resistance that has a high impact on the performance parameters of the power amplifier [12] [13]. The resistance is itself inherently dependent on many physical and metallurgical parameters of the substrate used to design the switch, which leads to its non-ideal operation thereby resulting in many disparities. The authors in most of the existing work have assumed idealistic assumptions in designing the PA and no proper work that considers disparity due to switch saturation resistance has been reported yet. Capturing the effect of parasitics of the switch correctly plays an important role in the PA design, as the design equations of PA with parasitics are greatly affected.

In this paper, therefore, the effect of the finite value of saturation resistance of the switching device on power added efficiency (PAE), power output ( $\mathrm{P}_{\text {load }}$ ) and total harmonic distortion (THD) of various class E switchedmode amplifier topologies have been studied. The experimental analysis is carried out initially using an ideal switch from general design kit (GDK) library followed by $0.12 \mu \mathrm{~m}$ RF MOS transistor from United Microelectronics Corporation (UMC) foundry. Results using both the device are comprehensively analyzed and discussed. It is observed that the PAE and $\mathrm{P}_{\text {load }}$ both depend inversely while THD has a direct dependence on the switch ON resistance. The power loss due to finite ON resistance has also been studied which increases with the increase in ON resistance.

The rest of the paper is organized as follows. Section 2 presents a concise discussion about switch-mode power amplifiers. The operational detail of the class E amplifier is given in section 3. Section 4 discusses the diverse topologies of class E PA in detail. Section 5 gives insight into the results obtained presents a comprehensive analysis of the same. Finally, the conclusion of this work is discussed in section 5 .

## 2. SWITCHED MODE Power AMPLIFIERS

In switched-mode power amplifiers, the transistor operates as a switch, i.e. either in saturation or in cut-off mode. Power dissipation in a circuit is defined as the product of voltage and current in the circuit, integrated and averaged over the time period. Thus, in order to decrease the power dissipation in the circuit, the voltage and current must not exist simultaneously in the system. The transistor must withstand high voltage and conduct high current for some part of the signal. But, if the circuit is organized in such a way that higher currents and voltages do not overlap, then the power dissipation can be appreciably decreased. This is the basic idea behind the operation of SMPA [14], [15]. This implies that the voltage and current waveforms of the transistor should look like Fig. 1 and hence the theoretical efficiency of $100 \%$ can be achieved [16]. But, practically, the efficiency is restricted, as the transistor never behaves as an ideal switch causing the V-I waveforms to overlap. The transistor in an SMPA is usually driven by a square wave to make it work as a switch. Therefore, the PA output is made up of various odd harmonics which needs to be filtered out to retrieve the fundamental harmonic at the output. This is done by choosing a proper load network that consequently decides the class of SMPA [17] [18]. SMPA performance is primarily assessed by the output power it can deliver and its power-added efficiency. In this paper, these two metrics along with the total harmonic distortion at the output of the power amplifier are investigated. The output power of the PA is defined as the total power delivered to the load within the desired range of frequency. The power gain is given by the ratio of output power ( $\mathrm{P}_{\text {load }}$ ) to the input power


Figure 1. The theoretical waveform of Class E SMPA
( $\mathrm{P}_{\text {in }}$ ). Power amplifier efficiency indicates how efficiently the DC supply power is converted into useful RF power delivered to the load The PAE is one of the commonly used definitions for PA efficiency and is defined as:

$$
\begin{equation*}
\operatorname{PAE}(\%)=\frac{P_{l o a d}-P_{i n}}{P_{d c}} \times 100 \tag{1}
\end{equation*}
$$

Where $\mathrm{P}_{\mathrm{dc}}$ is the total DC power drawn from the voltage supply [19][20]. Total harmonic distortion measures the amount of energy in the harmonics, compared to the energy in the fundamental harmonic [21] [22]. It can be defined as the ratio of the square root of the sum of squares of the amplitudes of all the harmonics to the amplitude of the fundamental harmonic Where $a_{n}$ is the amplitude of $n^{\text {th }}$ harmonic at the output.

$$
\begin{equation*}
T H D=\frac{\sqrt{a_{1}^{2}+a_{2}^{2}+a_{3}^{2}+\ldots \ldots . a_{n}^{2}}}{a_{1}} \tag{2}
\end{equation*}
$$

## 3. Class E PA Operational Details

Class E switched-mode amplifier circuit comprises an active device driven to operate as a switch with a parallel capacitance, a load network made of reactive elements, and a load resistor. The parasitic capacitance of the device and the stray capacitance of the circuit can be incorporated into the design through this shunt capacitance. For the amplifier to work in class E mode, certain conditions need to be fulfilled as mentioned below [23][24]:
i). The voltage across the switch is driven to zero before turn ON i.e. at the end of OFF state i.e.

$$
\begin{equation*}
\left.V_{\text {Switch }}(\mathrm{t})\right|_{t=t_{O N}}=0 \tag{3}
\end{equation*}
$$

This is called Zero Voltage Switching (ZVS). It ensures the elimination of discharge losses during this transition.
ii). $\left.\quad \frac{d V_{\text {Switch }}(\mathrm{t})}{d t}\right|_{t=t_{O N}}=0$

This ensures the current through the switch at the commencement of the ON state is zero. This is called Zero Voltage Derivative Switching (ZVDS).
iii). When the switch turns OFF, the build-up of voltage across it is delayed until the current from the previous ON state has reduced to zero. This is achieved by the presence of a capacitor in parallel with the switch.

The basic circuit of a class E amplifier is given in Fig. 2. When the switch is closed, a DC offset sinusoidal current flows from resonator into the switch. When the switch is open, the resonator draws the current back from the switch through the shunt capacitor which acts as a return path. Hence, the sinusoidal current alternates between the switch and the capacitor. The resonator is tuned at the frequency of interest, blocking the harmonic frequencies and DC. This ensures that the output current is a pure sinusoid [25] [26]. This is the idealized operation of a class E PA with the following assumptions:
a) The transistor acts as an ideal switch with zero ON resistance and zero saturation voltage.
b) The duty cycle of the waveform is $50 \%$ which is optimum for class E operation.
c) RF choke is ideal.
d) Lumped components do not contain any parasitics.
e) The quality factor of the resonant network is infinite.

The class E PA can achieve $100 \%$ efficiency under these assumptions. In this paper, all these assumptions are considered except that the ON resistance of the switch is taken as non-zero. The demerit of Class E PA is that the voltage and current swings can be very high, pushing the reliability of the device [27] [28]. The class E PA has definite design equations, which are specific for the tuned circuit network used in that PA. These design equations provide guidelines for the designer to conceive an application-specific PA [29] [30].

The researchers have made numerous modifications to the basic class E PA topology, especially to its tuned circuit. This has yielded a large number of class E PA

Table I. Various Class E PA Variants

| Topology | Type of Tuned Circuit/DC feed |
| :---: | :---: |
| T-I. | Shunt Capacitance series tuned Class E PA. |
| T-II. | Class E PA with Shunt Inductor |
| T-III. | Even Harmonic resonant class E PA |
| T-IV. | Class E PA with finite DC feed inductance |
| T-V. | Inverse class E PA |
| T-VI. | Inverse class E PA with finite DC feed inductance |

variants, each good for some specific application. In this paper, six different topological variants of class E PA have been studied. These variants are mentioned in Table I.

## 4. Tuned Circuit based Class E PA Classification

The various class E variants mentioned in Table I are discussed in detail in this section. Fig. 2 gives the classical form of class E PA as given in [31] [32]. A radio frequency choke (RFC) is used that allows only pure DC to flow in the circuit. The shunt capacitor aids in absorbing the device parasitics into the PA design [33]. The resonant network comprises of a series LC circuit tuned at the fundamental frequency. The load resistor in an SMPA is chosen such that it presents the load line match (power match) instead of a conjugate match. In later, the maximum power delivered to the load does not account for full ratings of the transistor i.e. the device will deliver less power than its specified limit. But, in a power match, full utilization of the transistor capacity is ensured. Such a load resistor is called the optimum resistor ( $\mathrm{R}_{\mathrm{opt}}$ ) [34]. Being a basic variant, the working of this topology has already been discussed in section 3. The presence of RF choke makes this configuration bulkier as well as lossy [35]. The circuit in Fig. 3 has an inductor in parallel with the device instead of a capacitor [36] [37]. The RFC is omitted in this topology, hence lowering the losses as well as size. When the switch is turned OFF, the current through it drops to zero. Hence, the sinusoidal current that flows through the shunt inductor $\left(\mathrm{L}_{s}\right)$ and the load resistor $\left(\mathrm{R}_{\mathrm{opt}}\right)$ is the same. This current produces a voltage drop across $\mathrm{L}_{\mathrm{s}}$. The difference between the supply voltage $\left(\mathrm{V}_{\mathrm{dd}}\right)$ and the voltage across $\mathrm{L}_{\mathrm{s}}$ appears across the switch. When the switch is closed, the switch voltage drops to zero making the voltage across $\mathrm{L}_{\mathrm{s}}$ equal to $\mathrm{V}_{\mathrm{dd}}$. This voltage produces the current through $\mathrm{L}_{1}$, which increases linearly with time. This design increases the drain efficiency by restricting the power dissipation to ON to OFF transition.

Fig. 4 depicts a modified class E amplifier that eradicates the need for an RF choke by adding an inductor $\left(\mathrm{L}_{\mathrm{sh}}\right)$ and shunt capacitor $\left(\mathrm{C}_{\text {sh }}\right)$ to the switch [38]. The voltage source $\mathrm{V}_{\mathrm{dd}}$ supplies the current through inductor $\mathrm{L}_{\mathrm{sh}}$ into the circuit. This current is converted into highfrequency current by the switch. The output load network permits only the fundamental frequency to the load resistor. Due to the transition phenomenon of $L_{s h}$ and $\mathrm{C}_{\mathrm{sh}}$, the voltage and current waveforms of the switch becomes smooth, thus minimizing the power losses. Moreover, for this circuit, the purpose of RFC is met by the short inductor $\mathrm{L}_{\text {sh }}$. The degree of freedom for designing this circuit is limited. In [39], the topology of Fig. 2 is modified into Fig. 5 wherein the RF choke is replaced by a finite DC feed inductance. This alteration makes it suitable for implementation on-chip. Moreover, in this paper, the author has proposed time-domain analytical equations for the design of class E PA making it less complex. Also, the effect of duty cycle variation and finite DC feed inductance
has been investigated. This topology gives more degrees of freedom to design and optimize the circuit.
The circuit illustrated by Fig. 6 is the dual of class E PA and is called Inverse class E PA [40] [41]. The dual criteria that this class of PA satisfies is given as:

$$
\begin{equation*}
\text { 1. }\left.\quad I_{\text {Switch }}(\mathrm{t})\right|_{t=t_{O N}}=0 \tag{5}
\end{equation*}
$$

This is called Zero Current Switching (ZCS).
2. $\left.\frac{d I_{S w i t c h}(\mathrm{t})}{d t}\right|_{t=t_{O N}}=0$


Figure 2. Shunt Capacitance series tuned Class E PA.


Figure 3. Class E PA with Shunt Inductor


Figure 4. Even Harmonic resonant class E PA

This is called Zero Current Derivative Switching (ZCDS). This makes the voltage across the switch at this instant zero allowing for slow turn OFF without severe efficiency degradation.

The switching action of the transistor drives a sinusoidal voltage across the load resistor through the parallel resonator $L_{p} C_{p}$. The DC block capacitance $\left(C_{x}\right)$ isolates the supply from the output signal in addition to preventing $L_{p}$ from shorting the DC supply. The consequences of replacing the series resonator with a parallel tuned network are that the peak current flowing into the resonator inductor is higher, but the peak voltage across the resonator capacitor is lower. Moreover, the peak voltage across the switch is $20 \%$ lower than the class E PA.


Figure 5. Class E PA with finite DC feed inductance


Figure 6. Inverse class E PA


Figure 7. Inverse class E PA with finite DC feed inductance


Figure 8. Block of class E PA with the switch ON resistance
Therefore, it can sustain more current through it when ON and handle more voltage across it when OFF, compared to class E PA. Also, in inverse E PA, the parasitic series inductance of the device can be absorbed by $L_{x}$, that prevents deterioration of the amplifier operation. But, this dual version of class E PA is less attractive for practical applications, especially at high frequencies. This is because they require a switch with negligible capacitance.

Fig. 7, depicts a modified version of inverse class E PA in which RFC has been replaced by a finite DC feed inductance [42]. This alteration makes it suitable for Monolithic Microwave IC design (MMIC) as it shows appreciable improvements in size, complexity and cost. The various variants of class E PA discussed so far are implemented first using an ideal switch in series with resistance and then using RF MOSFET from UMC for 120 nm technology node at 2.4 GHz . The ON resistance of the switching device is varied and these topologies are compared for their PAE, $\mathrm{P}_{\text {out }}$, power loss and Total Harmonic Distortion (THD). The tool used is the Agilent Advanced Design System (ADS). A comprehensive discussion on results is presented in the next section.

## 5. RESULTS AND ANALYSIS

The Class E topologies as discussed in this paper, have been analysed and compared for various performance metrics namely PAE, Pout and THD. The power dissipated due to the ON switch resistance has also been analyzed.

In the case of low voltage PA design, the overall degradation of PA performance with respect to the finite value of $\mathrm{R}_{\mathrm{ON}}$ of the switching device needs to be anticipated. Fig. 8 shows the block illustration of class E PA with ON saturation resistance in series with an ideal switch. Due to the limitation of an evaluation algorithm in the tool, the least possible value of ON resistance used is $0.01 \Omega$. The OFF-state resistance can be set according to the need, $1 \mathrm{M} \Omega$ for this simulation. With these constraints, Fig. 9 (a) to Fig. 9 (f) correspond to the plots of switch voltages and switch currents at different values of ON resistance for all the six topologies. As can be seen from the figure, the switch voltage increases while the switch current decreases with the increase in $\mathrm{R}_{\mathrm{ON}}$ in all the six topologies. This implies that during ON state, the switch currents and voltages are both non zero and hence their overlap causes power dissipation in the switch. Therefore,
for a finite value of ON resistance, the optimum conditions for ideal class E operation do not correspond to minimum power loss requirements

Table II and III present the values for peak switch voltages and switch currents for all the topologies at different values of ON resistance. It can be inferred from the table that with the increase in channel resistance during ON state, the peak value of voltage across the switch increases while the peak value of current through it decreases. This variation differs from one topology to the other based on how strong is the influence of $\mathrm{R}_{\mathrm{ON}}$ on a particular circuit.

Fig. 10 illustrates the effect of change in switch voltage with respect to the change in switch ON resistance. If $\Psi_{i}$ is the value of switch current or switch voltage at the $i^{\text {th }}$ sample, then the percent change in $\Psi$ is given by:

$$
\begin{equation*}
\Delta \psi=\frac{\psi_{i+1}-\psi_{i}}{\psi_{i}} \times 100 \tag{7}
\end{equation*}
$$

Where $\Delta \Psi$ is the percent change in $\Psi$. As depicted in Fig. 10, the drastic change in switch voltage in all the circuit topologies occurs when $R_{\text {ON }}$ increases from $0.01 \Omega$ to $2.5 \Omega$. After $2.5 \Omega$, the change observed has a gradually lesser slope. Moreover, among the six topologies, the maximum impact of $\mathrm{R}_{\mathrm{ON}}$ variation is observed in topology II (T-II) while the topology I (T-I) gets least affected. For example, in T-I, when $\mathrm{R}_{\mathrm{ON}}$ changes from $0.01 \Omega$ to $2.5 \Omega$, the switch voltage increases by approximately 20 times while in T-2 the increase in switch voltage is by 374 times. This is evident from the nature of the circuit where there is no parallel capacitor, but instead, a shunt inductor is placed. Similarly, Fig. 11, shows the variation of switch current with the change in $\mathrm{R}_{\mathrm{ON}}$. As expected, the change in switch current follows the trend opposite to that of switch voltage. T-I demonstrates the maximum influence on switch current variation due to $\mathrm{R}_{\mathrm{ON}}$ change while T-II shows the minimum effect. The switch current in T-I decreases by around 250 times while it decreases by 0.9 times in T-II.

From the discussion above, it is clear that due to the finite value of switch ON resistance, non-zero values of switch voltage do coexist with the switch current during the ON state of the switch. This causes power to be dissipated in the switch during turn ON state. The power loss in the switch due to $\mathrm{R}_{\mathrm{ON}}$ can be calculated as [5] [43]:

$$
\begin{equation*}
P_{\text {loss }}=\frac{R_{O N}}{2 \Pi} \int_{0}^{\Pi} i_{O N}{ }^{2}(t) d t \tag{8}
\end{equation*}
$$

For an optimum class E PA with a $50 \%$ duty cycle, the power loss is given by [44]:

$$
\begin{equation*}
P_{\text {loss }}=1.365 \frac{R_{O N}}{R_{\text {load }}} P_{d c} \tag{9}
\end{equation*}
$$



Figure 9. Switch Voltage (__ ) and Switch current (........) at different values of $\mathrm{R}_{\mathrm{ON}}$ for (a)T-I (b)T-II (c)T-III (d)T-IV (e) T-V (f) T-VI.; $\quad$ $\mathrm{R}_{\mathrm{ON}}=0.01 \Omega \quad \bigcirc \mathrm{R}_{\mathrm{ON}}=5 \Omega \rightarrow \mathrm{R}_{\mathrm{ON}}=10 \Omega$

Table II. Peak Switch Voltage at Various Switch ON Resistances

|  | Switch Voltage (Volts) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}_{\text {ON }}(\mathbf{\Omega})$ | $\boldsymbol{T} \boldsymbol{I}$ | $\boldsymbol{T} \boldsymbol{I I}$ | $\boldsymbol{T} \boldsymbol{I I I}$ | $\boldsymbol{T} \boldsymbol{I} \boldsymbol{V}$ | $\boldsymbol{T} \boldsymbol{\boldsymbol { I }} \boldsymbol{\boldsymbol { V }}$ | $\boldsymbol{T - V I}$ |  |
| 0.01 | 0.005266 | 0.000323 | 0.000452 | 0.000417 | 0.000516 | 0.000521 |  |
| 2.5 | 0.109182 | 0.121047 | 0.072018 | 0.078334 | 0.108042 | 0.107803 |  |
| 5 | 0.205274 | 0.226502 | 0.137867 | 0.148888 | 0.203764 | 0.203419 |  |
| 7.5 | 0.290791 | 0.317313 | 0.197324 | 0.213021 | 0.287116 | 0.286706 |  |
| 10 | 0.364634 | 0.396514 | 0.250232 | 0.271509 | 0.359973 | 0.359523 |  |



Figure 10. Switch voltage (\%) as a function of $\mathrm{R}_{\mathrm{ON}}$


Figure 11. Switch current (\%) versus $\mathrm{R}_{\mathrm{ON}}$


Figure 12. DC Power versus $\mathrm{R}_{\mathrm{ON}}$ in various PA topologies.

Where $\mathrm{P}_{\mathrm{dc}}$ is the DC power supplied to the circuit and $\mathrm{R}_{\text {load }}$ is the load resistance. Fig. 12 shows the effect of $\mathrm{R}_{\mathrm{ON}}$ on $\mathrm{P}_{\mathrm{dc}}$ for all the topologies. As depicted in Fig. 12, the DC power decreases as $\mathrm{R}_{\mathrm{ON}}$ increases. This is because of the decrease in supply current with the increase in the channel resistance. A similar effect is observed when all of the


Figure 13. Total DC power consumed as a function of the width of the MOSFET


Figure 14. $\mathrm{P}_{\text {loss }}$ as a function of $\mathrm{R}_{\mathrm{ON}}$


Figure 15. Total RMS load power as a function of $\mathrm{R}_{\mathrm{ON}}$
circuit topologies are realised using the MOSFET device from UMC. The ON-saturation resistance of a MOSFET is given by equation 10 [45].

Table III. Peak Switch Current at Various Switch On Resistances

| $\mathbf{R}_{\text {ON }}(\mathbf{\Omega})$ | Switch Current (mA) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | T-I | T-II | T-III | T-IV | T-V | T-VI |
| 0.01 | 54.547 | 46.559 | 30.286 | 33.295 | 45.176 | 45.098 |
| 2.5 | 47.401 | 44.254 | 28.588 | 31.483 | 42.565 | 42.5 |
| 5 | 44.461 | 42.109 | 27.36 | 29.887 | 40.215 | 40.164 |
| 7.5 | 40.9 | 40.084 | 26.066 | 28.468 | 38.087 | 38.048 |
| 10 | 37.915 | 38.186 | 24.736 | 27.182 | 36.149 | 36.119 |



Figure 16. Total output power delivered to the load versus width of the MOSFET


Figure 17. Power Added Efficiency (PAE) versus $\mathrm{R}_{\mathrm{ON}}$ MOSFET


Figure 20. Total Harmonic Distortion at the load as a function of MOSFET width

$$
\begin{equation*}
R_{o n}=\frac{1}{\mu_{n} C_{o x} \frac{w}{l}\left(\mathrm{~V}_{G S}-\mathrm{V}_{t h}\right)} \tag{10}
\end{equation*}
$$

Where the symbols have their usual meanings. As seen in equation 10, the MOS device's saturation resistance is the inverse function of the width (w) of the device. The variations of $\mathrm{P}_{\mathrm{dc}}$ in the MOSFET are plotted against its width $(\mu \mathrm{m})$ in Fig. 13. It is well evident that as the value of ' w ' increases, $\mathrm{P}_{\mathrm{dc}}$ also increases because of the decrease in RON. Moreover, this effect is more pronounced in T-I. The power loss as is given by equation 9 is illustrated in Fig. 14. As expected, the loss of power in the switch increases as the value of the switch ON resistance is increased.

Fig. 15 shows the dependence of load power ( $\mathrm{P}_{\text {load }}$ ) on the switch ON resistance. The output power delivered to the load drops as R $\mathrm{R}_{\text {ON }}$ increases. This result exactly correlates with equation 9 , since power loss will increase at greater values of $\mathrm{R}_{\mathrm{ON}}$. Similarly, the variation of load power for all the PA topologies realized using an RF MOS device versus its width is plotted in Fig. 16. It can be seen that, as the width of the device decreases, the power delivered to the load decreases as well, which is an expected result. Fig. 17 shows the variation of PAE as Ron changes. With the increase in channel resistance, input power $P_{\text {in }}$ decreases, since the equivalent DC resistance of the circuit increases. Thus, from equation 3, it is evident that the PAE drops with an increase in $\mathrm{R}_{\text {ON }}$. Similar variation in PAE with respect to the device width is depicted in Fig. 18. As the device width increases, the ON resistance of the device decreases giving a boost to PAE. Total harmonic distortion for all the implemented class E topologies is plotted against $\mathrm{R}_{\mathrm{ON}}$ and is presented in Fig. 19. As expected, THD drops with the decrease in saturation resistance since the harmonic content at the load increases. The corresponding values for the THD of the circuits realized using MOSFET as a switch is illustrated in Fig. 20. The figure clearly demonstrates the effect of non-linearity in the MOSFET. With the decrease in device width, $\mathrm{R}_{\mathrm{ON}}$ increases, distorting the signal significantly, thus increasing THD.

## 6. CONCLUSION

The paper unveils various dependencies of power amplifier performance metrics due to the saturation resistance of the switching device. The results of this paper will assist PA design engineers to modify their design equations/circuit and make suitable trade-offs to enhance the performance for a particular application. In this paper, various class E PA topologies have been studied and critically analyzed for the effect of ON resistance of the switch on the PAE, output power and THD. Besides, power loss due to the finite value of $\mathrm{R}_{\mathrm{ON}}$ has also been investigated. It has been observed that the switch ON resistance has a high dependence on the type of circuit topology. The PAE for the topologies designed with partially satisfying class E PA design equations is severely affected by variations at a lower resistance. The PAE and output load power is inversely proportional to the channel resistance while THD and power loss in the switch varies directly with it.

## References

[1] Itoh, Tatsuo, George I. Haddad, and James Harvey, eds. RF technologies for low power wireless communications. IEEE, 2001.
[2] Razavi, Behzad. "RF IC design challenges." Proceedings 1998 Design and Automation Conference. 35th DAC.(Cat. No. 98CH36175). IEEE, 1998.
[3] Chandrakasan, Anantha P. "Special issue on low-power RF systems." Proceedings of the IEEE 88.10 (2000): 1525-1527.
[4] Yaqoop, W. K. Improving The Performance of Class-E Power Amplifier in Mobile Unit of Cellular System. Diss. Ph. D. Thesis, Electrical Engineering, University of Mosul, 2012.
[5] Grebennikov, Andrei, Nathan O. Sokal, and Marc J. Franco.Switchmode RF power amplifiers. Newnes, 2011.
[6] Acar, Mustafa. "Power Amplifiers in CMOS Technology: A contribution to power amplifier theory and techniques." (2011).
[7] Chang, Leland, et al. "Practical strategies for power-efficient computing technologies."Proceedings of the IEEE 98.2 (2010): 215-236.
[8] Eric Gaalaas. Class d audio amplifiers: What, why, and how. Analog Dialogue, 40(6):1-7, 2006.
[9] Raab, Frederick H. "Maximum efficiency and output of class-F power amplifiers." IEEE Transactions on Microwave Theory and Techniques 49.6 (2001): 1162-1166.
[10] Elisa Cipriani, Franco Giannini, Paolo Colantonio, and Rocco Giofrè. The Switched Mode Power Amplifiers. INTECH Open Access Publisher, 2010.
[11] Ewing, Gerald Dean. "High-efficiency radio-frequency power amplifiers." (1964).
[12] Sokal, Nathan O. "Class-E high-efficiency RF/microwave power amplifiers: Principles of operation, design procedures, and experimental verification." Analog Circuit Design. Springer, Boston, MA, 2003. 269-301.
[13] Salemi, Arash, et al. "Area-and efficiency-optimized junction termination for a 5.6 kV SiC BJT process with low ONresistance." 2015 IEEE 27th International Symposium on Power Semiconductor Devices \& IC's (ISPSD). IEEE, 2015.
[14] Ueda, Daisuke, Hiromitsu Takagi, and Gota Kano. "An ultra-low on-resistance power MOSFET fabricated by using a fully selfaligned process." IEEE Transactions on Electron Devices 34.4 (1987): 926-930.
[15] Mihai Albulet. RF power amplifiers, volume 2. SciTech Publishing, 2001
[16] Saad Mohammed Al-Shahrani. Design of class-E radio frequency power amplifier. PhD thesis, Virginia Tech, 2000.
[17] Bo Berglund, Jan Johansson, and Thomas Lejon. High efficiency power amplifiers. Ericsson, 83(3):92-96, 2006.
[18] Lee, Thomas H. The design of CMOS radio-frequency integrated circuits. Cambridge university press, 2003.
[19] Cuk, Slobodan, and Robert W. Erickson. "A conceptually new high-frequency switched-mode power amplifier technique eliminates current ripple." Proc. of Powercon 5, the Fifth National Solid-State Power Conversion Conference. 1978.
[20] Alireza Shirvani and B A Wooley. Design and control of RF power amplifiers. Springer Science \& Business Media, 2013.
[21] Steve C Cripps. Advanced techniques in RF power amplifier design. Artech House, 2002.
[22] Pajic, S. "Robust design methodology for class-E amplifiers for microwave applications." Boulder, CO (2005).
[23] Hashjani, Tirdad Sowlati.Class E power amplifiers for wireless communications. Diss. National Library of Canada= Bibliothèque nationale du Canada, 1996.
[24] Mona M Hella and Mohammed Ismail. RF CMOS power amplifiers: theory, design and implementation, volume 659. Springer Science \& Business Media, 2006.
[25] Junrui Liang. Design of class-e power amplifier with nonlinear components by using extended impedance method. In Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, pages 437-440. IEEE, 2016.
[26] N.Sokal and A. Sokal,. High-efficiency tuned switching power amplifier, November 11 1975. US Patent 3,919,656..
[27] Antonio Musio, Valeria Vadalà, Francesco Scappaviva, Antonio Raffo, Sergio Di Falco, and Giorgio Vannini. A new approach to class-e power amplifier design. In Integrated Nonlinear Microwave and Millimetre-Wave Circuits (INMMIC), 2011 Workshop on, pages 1-4. IEEE, 2011.
[28] Kubowicz, Richard. "Class-E Power Amplifier." The Dissertation of University of Toronto (2000).
[29] Ameera Yahyai, Iman Raisi, Fatema Sheryani, Marwa Hooti, Farid Touati, and Zia Nadir. High efficiency switching mode class-e power amplifier design improvements for RF. In Research and Development (SCOReD), 2009 IEEE Student Conference on, pages 1-4 IEEE, 2009.
[30] Zhan Xu and Ezz I El-Masry. Design and optimization of cmos class-e power amplifier. In Circuits and Systems, 2003. ISCAS’03. Proceedings of the 2003 International Symposium on, volume 1, pages I-I. IEEE, 2003.
[31] Sokal, Nathan O. "Class-E RF power amplifiers." Qex 204.1 (2001): 9-20.
[32] Frederick Raab. Idealized operation of the class e tuned power amplifier. IEEE transactions on Circuits and Systems, 24(12):725735, 1977.
[33] Tsai, King-Chun, and Paul R. Gray. "A 1.9-GHz, 1-W CMOS classE power amplifier for wireless communications." IEEE Journal of Solid-State Circuits 34.7 (1999): 962-970.
[34] $\mathrm{C}-\mathrm{H} \mathrm{Li}$ and Y-O Yam. Maximum frequency and optimum performance of class e power amplifiers. IEE Proceedings-Circuits, Devices and Systems, 141(3):174-184, 1994.
[35] Yoo, Changsik, and Qiuting Huang. "A common-gate switched 0.9W class-E power amplifier with $41 \%$ PAE in $0.25-/ \mathrm{spl} \mathrm{mu} / \mathrm{m}$ CMOS." IEEE Journal of Solid-State Circuits 36.5 (2001): 823830.
[36] Marian K Kazimierczuk. RF power amplifier. John Wiley \& Sons, 2014
[37] Kazimierczuk, M. A. R. I. A. N. "Class E tuned power amplifier with shunt inductor." IEEE Journal of Solid-State Circuits 16.1 (1981): 2-7.
[38] Iwadare, Minoru, Shinsaku Mori, and Kazunaga Ikeda. "Even harmonic resonant class E tuned power amplifier without RF choke." Electronics and Communications in Japan (Part I: Communications) 79.1 (1996): 23-30.
[39] Acar, Mustafa, Anne Johan Annema, and Bram Nauta. "Analytical design equations for class-E power amplifiers." IEEE transactions on circuits and systems I: regular papers54.12 (2007): 2706-2717.
[40] Mury, T., and V. F. Fusco. "Series-L/parallel-tuned comparison with shunt-C/series-tuned class-E power amplifier." IEE Proceedings-Circuits, Devices and Systems 152.6 (2005): 709-717.
[41] Mury Thian and V Fusco. Idealised operation of zero-voltageswitching series-1/parallel tuned class-e power amplifier. IET circuits, devices \& systems, 2(3):337-346, 2008.
[42] Leng, Yong-qing, et al. "Design of inverse class-E amplifier with finite DC feed inductance." Microelectronics Journal44.12 (2013): 1138-1144.
[43] Popović, Zoya, and José A. García. "Microwave class-E power amplifiers." 2017 IEEE MTT-S International Microwave Symposium (IMS). IEEE, 2017.
[44] Vegas, David, et al. "Efficient class-E power amplifier for variable load operation." 2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC). IEEE, 2017.
[45] Weste, Neil HE, and Kamran Eshraghian. "Principles of CMOS VLSI design: a systems perspective." NASA STI/Recon Technical Report A 85 (1985).


Mir Mohsina Rahman is presently a PhD scholar in the Department of Electronics and Communication Engineering, National Institute of Technology from India. She received her M. Tech degree in Electronics and Communication from IIIT Delhi in 2014. Her main research interests include RF power amplifier design, applied electromagnetics, Analog VLSI design, etc. She is a Graduate student member of IEEE and also a lifetime member of IETE.

G. M. Rather is a professor in the department of ECE, NIT Srinagar, India. He has received his B.E degree in electronics and communication engineering from Kashmir University, Srinagar, India, in 1982, the M.E degree in electrical communication engineering and the PhD degree from Indian Institute of Science, Bengaluru, India, in 1988 and 1994, respectively. In 1983, he joined the National Institute of Technology, Srinagar (erstwhile REC, Srinagar), and has a teaching experience of 34 years. He has published number of technical papers in national, international journals, and conferences. He is a member of IEEE, IETE (India) and ISTE (India).

## International Journal of Computing and Digital Systems

ISSN (2210-142X)
Int. J. Com. Dig. Sys. 9, No. 5 (Sep-2020)

