Abstract:
We introduce the parameter that especially affects the stability i.e. Noise. Actually for every Static Random Access Memory (SRAM) cell there is a fix Static Noise Margin (SNM) is present which shows margin of the stability in operations of the SRAM cells. We can analyze the SRAM cells stability and this is done by SNM investigation in read, write and hold mode. In VLSI design, there are many devices facing different-different problems in that concern SRAM cells are defeats the instability of write ability as the technology scaling down destructively. SRAM cells has a dynamic role in a microchip worlds but the scaling down of technology increases the leakage problems more than 40 to 45% than the average power is waste, so due to the leakage and short channel effects. Mostly Complementary Metal Oxide Semiconductors (CMOS) based 7T SRAM Cell has less noise affected due to its one extra transistors controls the output value as compare to 6T SRAM Cells and 10T SRAM Cell. In this paper we work on the FinFET based 10T SRAM Cell that has more controllability over 7T SRAM Cell. So, if we reduce the phenomenon condition of the 10T SRAM Cell that have more FinFET required to build the cell than we can easily reduce the 6T as well as 7T SRAM Cell It reduces the possibility to loss of signals and data. By comparing 7T SRAM Cell and 10T SRAM Cell provides better SNM due to its symmetric & more access controls Cells working. Here, we compare the 7T and 10T SRAM Cell because 7T SRAM Cell has very good SNM than all SRAM cells hierarchy.