# An Innovative Design of Low Power Binary Adder based on Switching Activity 

C. Pakkiraiah ${ }^{1}$ and Dr. R.V.S. Satyanarayana ${ }^{2}$<br>${ }^{1}$ Research Scholar, Department of ECE, SVU College of Engineering, S.V.University, Tirupati, Andhra Pradesh, India<br>${ }^{2}$ Professor, Department of ECE, SVU College of Engineering, S.V.University, Tirupati, Andhra Pradesh, India

Received 16 Aug. 2021, Revised 10 Nov. 2021, Accepted 20 Nov. 2021, Published 15 Feb. 2022


#### Abstract

A binary adder is a primary component of many high-performance architectures like Digital Signal Processing (DSP), Image Processing, and Multimedia Processing. The design of a suitable binary adder in terms of power dissipation, delay, energy efficiency, and silicon chip area is more challenging. To obtain better performance metrics, a new full adder circuit design has been introduced in this paper. Here, three full adder designs are developed based on the Switching Activity (SA) of basic logic gates (AND, OR, and NOT). The SA value of the NOT gate is large compared to the other two logic gates. The proposed full adder is developed based on the logic decomposition method, which reduces the number of NOT gates as well as the overall SA value in the binary adder circuit, which leads to a reduction in dynamic power dissipation and the area of the binary adder circuit. In this paper, three 1-bit Full Adders are designed and their behaviour is described using Verilog HDL, synthesised and implemented in a Xilinx Vivado Zynq-7000 family configurable device. The implementation results indicate that the proposed full adder design yields better performance in comparison with Conventional Full Adder (CFA) and Modified Conventional Full Adder (MCFA) in terms of cell count, delay, power dissipation, and Energy Delay Product (EDP). The proposed full adder is attractive in improving $58.8 \%$ in Standard Basic Cell Count (SBCC), $65.9 \%$ in dynamic power dissipation and $66 \%$ in PDP compared to conventional method and $22.2 \%$ in SBCC, $43.8 \%$ in dynamic power dissipation and $43.9 \%$ in PDP compared to the modified conventional method. Furthermore, a formula-based evaluation is made on performance metrics to get optimal design trade-offs in terms of EDP. The EDP of the proposed full adder is reduced by $66.1 \%$ compared to the conventional method and by $44 \%$ compared to the modified conventional method.


Keywords: Dynamic Power, EDP, Full Adder, SA, SBCC

## 1. Introduction

The primary goal of digital designers is to develop optimizing digital circuits and model them as energy efficient, smaller and faster. Figure 1 shows a typical area, delay and power as logical metrics after hardware synthesis. In figure 1 the optimal design tradeoff points are defined by using 3D Co-Ordinates. The execution of digital systems can be improved by the proper draft of logic design. Generally, the critical concerns of Very Large Scale Integration (VLSI) circuit design engineers are minimized circuit area, intensification of performance, and reliability upgrading.

The eruptive growth in portable devices like personal gadgets has raised the research endeavour in low power micro devices. With the combustible advancement of device scaling, the research work of microelectronic circuit designs has been elaborately mounted. A binary Full Adder (FA) is enormously used element of binary addition, since it is a basic cell for building large bit size adders and multipliers [1][2]. Hence, performance intensification of FA is critical to the performance of refinement of the Central Processing

Unit (CPU) and DSP architectures in microprocessors. The standard design of FA is usually numerous [3]. In the rapid growth and manifold applications of VLSI computational circuits and processors, the adder plays a crucial role. The primary goal of the adder is to perform the addition of two binary numbers. It is also used in multiple operations such as address calculation of cache or memory access units, multiplication, subtraction, and division [4]. Hence, there is a need to design a fast and minimum power dissipated full adder circuit. The Basic Cell Count ( BCC ), which is one of the feature aspects, governs the system difficulty of arithmetic circuits like multipliers and ALU. Power dissipation and delay would be another two dominant factors when it comes to advances in the design of arithmetic circuits, although they have a contrasting relationship with one another. Consequently, Energy Delay Product (EDP) and Power Delay Product (PDP) have been used to obtain optimal design performance metrics. The rest of the paper is arranged as follows: Section 2 addresses the motivation and literature review of the work. Some of the important preliminaries are discussed in section 3.


Figure 1. The delineate tradeoff points between Area, Delay and Power

The detailed explanations of three full adder designs are reported in section 4 . In section 5 , the simulation results and theoretical analysis are discussed.

## 2. STATE OF BACKGROUND WORK

In this section, the theme of the paper and literature review are discussed.

## A. Motivation of the work

The execution of digital logic circuits can be improved by the proper draft of logic design style. The logic design styles are assorted in the practice of computing in-between cells, the cell count, but they are executing the same functionality. It is comprehensible to see the Switching Activity (SA) of the NOT cell and its value is 0.25 . It is desirable to reduce the use of NOT cell count in logic circuits during the design process, as it eventually leads to minimize the SA of the whole digital circuit as well as cell count. This concept is clearly explained in the following sections with an example.

## B. Literature Review

Evaluation of designs in terms of cell count and power dissipation at multiple levels of distraction and system unification is presented in [5]. Combinatorial circuit designs have vigor and diversify. It gives enlightenment and the conduct for other circuit designs, discussed in [6]. Quickwitted rule based algorithm for minimizing SA of digital logic circuits at logic style optimization, reported in [7]. An efficient carry save multiplier with area, critical path delay, and power-energy efficient architectures using modified Conventional Full Adder (CFA) and improved FA is presented in [8]. Reduction of power dissipation in CMOS digital logic circuits, deliberated in the past, by examining the logic level, circuit level, and physical level of designs [9][10]. An evaluation of different practises in low power CMOS circuit design is also described in [11]. In digital logic circuits, minimization of the mean of switching
transitions of VLSI circuit nodes is reported in [12]. An evaluation of the mean SA in memory-less and memorysequential circuits under arbitrary input orders is conferred in [13] using the extensive delay model. A systematic approach to the estimation of glitches and the relation between them is introduced in [14]. The design method in [15] furnishes an interesting archive of contemporary techniques of power abstraction and low power motif based on synthesis. The assessment and the switching from $0 \rightarrow 1$ and $1 \rightarrow 0$ at any junction is suggested in [16]. In order to assure the classical probabilistic perspective that restricts the utmost value of SA to one meaning, as presented in [16] was tailored in [17]. An algorithmic perspective at the logic gate level simplification using Karnaugh maps for minimizing the SA in a combinatorial logic circuit is proposed in [18] and about ten percent reduction in SA at logic gate level is also described in [19]. In [20] a method to compute the SA using an irregular delay model is described.

## 3. PRELIMINARIES

The power and energy consumption of digital logic circuits and the concept of switching activity are explained in the following section.

## A. Power and Energy consumption

The total Power dissipation $(P)$ of digital VLSI circuits consists of two basic components: static [8] and dynamic [17]. Hence,

$$
\begin{equation*}
P=P_{s}+P_{d} \tag{1}
\end{equation*}
$$

Where, $P_{s}$ Denote static power consumption,
$P_{d}$ Stands dynamic power consumption.

Energy consumption $\left(E_{c}\right)$ of a digital VLSI circuit can be defined as

$$
\begin{equation*}
E_{c}=P \times t=P \times \frac{1}{f} \tag{2}
\end{equation*}
$$

Where, $f$ represents frequency and $t$ denotes period.

## Static Component

Static energy dissipation appears as a direct consequence of leakage currents ( $I_{\text {leak }}$ ) during the steady state of a Metal Oxide Semiconductor (MOS) transistor. Leakage current takes place when there is no switching in the input state. It is seeded by several components of the CMOS transistor and is given by

$$
\begin{equation*}
I_{l e a k}=I_{R}+I_{\text {sub }}+I_{G}+I_{g i d l} \tag{3}
\end{equation*}
$$

Where, $I_{R}$ is leakage current due to reverse bias diodes, $I_{\text {sub }}$ indicates the current due to sub threshold condition, $I_{G}$ represents a Gate leakage current,
$I_{g i d l}$ denotes the leakage current due to gate induced drain lowering.

Static power dissipation $\left(P_{s}\right)$ Of MOS transistor drawn from the supply voltage $\left(V_{d d}\right)$ is expressed as

$$
\begin{equation*}
P_{s}=I_{l e a k} \times V_{d d} \tag{4}
\end{equation*}
$$

Static energy ( $E_{s}$ ) dissipation can be calculated as

$$
\begin{equation*}
E_{s}=P_{s} \times T=I_{l e a k} \times V_{d d} \times T \tag{5}
\end{equation*}
$$

Where, $T$ denotes the duration of time

## Dynamic Component

Based on input signals, logic 1 is generated by charging the $C_{L}$ through Pull Up Network (PUN) and logic 0 is generated by discharging $C_{L}$ Through Pull Down Network (PDN). During the charging process, energy is pinched from the supply voltage $V_{d d}$, which is $V^{2}{ }_{d d} * C_{L}$.

In duration of time ( $T$ ), dynamic power dissipation[3][4] is obtained as follows

$$
\begin{equation*}
P_{d}=\frac{1}{T} \times \int_{0}^{T} v(t) \times i(t) \cdot d t=\frac{V_{d d}^{2} C_{L}}{T} \tag{6}
\end{equation*}
$$

In duration of time $T$, if the output node switch ' $n$ ' times, then the amount of power pinched from the supply voltage is $n \times V_{d d}^{2} * C_{L}$.

Consequently, the amount of dynamic power dissipated during the charging and discharging process for ' $n$ ' number of times is represented as:

$$
\begin{equation*}
P_{d}=n * V_{d d}^{2} * C_{L} * f \tag{7}
\end{equation*}
$$

Let us assume that the chip works at the frequency of the clock signal and in time $(T)$, the number of transitions $(k)$ by the clock signal is given by

$$
\begin{equation*}
k=f * T_{c l k} \tag{8}
\end{equation*}
$$

Using (8) in (7) gives

$$
\begin{equation*}
P_{d}=\alpha * V_{d d}^{2} * C_{L} * f_{c l k} \tag{9}
\end{equation*}
$$

Where

$$
\alpha=\frac{n}{k}
$$

indicates the switching activity factor
In the current day technology $80 \%$ of power dissipation [9] [10] [16] happens due to switching activity [13]. In order to minimize the power loss of CMOS circuits, it is prudent to reduce the SA factor of VLSI circuits.

## B. Switching Activity

It is defined based on the probability of logic occurrence of a ' 0 ' and ' 1 ' independently at the output node i , and is expressed as

$$
\begin{align*}
& P_{0}=\frac{\left|O_{i}\right|}{\left|N_{i}\right|+\left|O_{i}\right|}  \tag{10}\\
& P_{1}=\frac{\left|N_{i}\right|}{\left|N_{i}\right|+\left|O_{i}\right|} \tag{11}
\end{align*}
$$

Where, $O_{i}=$ logic 1 occurrence at $i^{\text {th }}$ node,
$N_{i}=$ logic 0 occurrences at $i^{\text {th }}$ Node.

Definition: The probability of transition from 0 to 1 or 1 to 0 for a given node of a logic circuit and is defined as

$$
\begin{equation*}
S A=P_{0} \times P_{1}=\frac{\left|O_{i}\right| *\left|N_{i}\right|}{\left(\left|N_{i}\right|+\left|O_{i}\right|\right)^{2}} \tag{12}
\end{equation*}
$$

Estimation of SA of logic gates: The generalized expression to estimate switching activity [3][16] of an elemental logic gate is given by

$$
\begin{equation*}
S A=\frac{2^{N}-1}{2^{2 N}} \tag{13}
\end{equation*}
$$

Where, $N$ represents the number of inputs of the logic gate.
The transition probabilities at each input of basic gates and their switching activities at output node are presented in table I.


Figure 2. Logic diagram of CFA

## C. Area (Basic Cell Count)

In this paper, the area of digital arithmetic circuits is defined in terms of basic cell count (number of standard basic logic cells). The basic cell count is one of the logical metrics that are extensively used in estimating the hardware complexity. The area occupied by standard cells from two different libraries is presented in [5].

## 4. 1-BIT FULL ADDER DESIGNS

A full adder circuit is an arithmetic circuit that performs the addition of three single bit inputs and redirects them to two single-bit outputs. Hence, the full adder is also known as the $3 \rightarrow 2$ binary adder. In this section, the detailed explanations of three full adder designs are discussed based upon Boolean expressions, logical diagrams, and their switching activities.

## A. Conventional Full Adder (CFA) design

Let us consider that three binary inputs are A, B and $\mathrm{C}_{i}$, that individually indicate the addend bit, augend bit and carry bit Least Significant Bit (LSB) position and produces two binary output bits Sum (S) and Carryout ( $\mathrm{C}_{O}$ ). The functional truth table of the full adder [2] module shows the several output values of all attainable input instances represented in table II. The Boolean logic expression for $\mathrm{C}_{O}$ and S can be obtained from veracity table which is shown

TABLE I. BASIC GATES, INPUT TRANSITION PROBABILITIES AND THEIR SA VALUE

| Basic gate | $\mathbf{P}_{0}$ | $\mathbf{P}_{1}$ | SA |
| :---: | :---: | :---: | :---: |
| AND | $\frac{3}{4}$ | $\frac{1}{4}$ | $\frac{3}{16}$ |
| OR | $\frac{1}{4}$ | $\frac{3}{4}$ | $\frac{3}{16}$ |
| NOT | $\frac{1}{2}$ | $\frac{1}{2}$ | $\frac{1}{4}$ |

TABLE II. INPUT AND OUTPUT RELATIONSHIP OF $3 \rightarrow 2$ BINARY ADDER CIRCUIT

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{i}$ | $\mathbf{S}$ | $\mathbf{C}_{O}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

in table II in the Sum of Product (SOP) form is given as follows:

$$
\begin{gather*}
S=\bar{A} \bar{B} C_{i}+\bar{A} B \bar{C}_{i}+A \bar{B} \bar{C}_{i}+A B C_{i}  \tag{14}\\
C_{O}=\bar{A} B C_{i}+A B \bar{C}_{i}+A \bar{B} C_{i}+A B C_{i} \tag{15}
\end{gather*}
$$

Logic expression (15) can be minimized by using Boolean identity rules and represented as (16)

$$
\begin{equation*}
C_{O}=B C_{i}+A B+C_{i} A \tag{16}
\end{equation*}
$$

Figure 2 shows the logic diagram of CFA based on (14, 16) and also specifies the switching activity of each and every output node of logic gates. The CFA requires a total of twenty-two [11 AND, 5 OR, and 6 NOT] basic logic cells, and the total switching activity value of the CFA, which is determined from figure 2 is $\mathbf{3 . 7 9 6}$. The procedure to estimate the Switching Activity (SA) [7] of conventional full adder is given by

$$
\begin{equation*}
S A=\sum_{i=1}^{22} S A_{\text {gate }-i}=6 \times \frac{1}{4}+7 \times \frac{3}{16}+9 \times \frac{7}{64}=\mathbf{3 . 7 9 6} \tag{17}
\end{equation*}
$$

The block diagram of the m-bit conventional adder consists of $0 \rightarrow \mathrm{~m}-1$ CFAs that are connected in cascaded form, i.e., the output of the first CFA is connected to one of the inputs of the next stage CFA. In m- bit CFA, the output carry bit of the previous stage is interconnected to the input carry bit of the present stage. The SA of present-stage CFA depends on previous stage CFA inputs. The figure 3 shows the block diagram of the m- bit Conventional Adder (CA).

The total switching activity of m - bit conventional adder is an addition of SA of all individual CFA's and is


Figure 3. Block diagram of m - bit CA
represented in (18). The calculation of TSA of m-bit CA is as follows:

$$
\begin{equation*}
T S A_{m-b i t C A}=\sum_{i=1}^{m} S A_{C F A(i-1)} \tag{18}
\end{equation*}
$$

Equation (19) indicates the summation of SA of each and every stage for m-bit CA. By applying the generalized method on (19) and it is simplified to (20).

$$
\begin{gather*}
T S A_{m-b i t C A}=6 \times \frac{1}{4}+7 \times \frac{3}{16}+9 \times \frac{7}{64}+\cdots  \tag{19}\\
T S A_{m-b i t C A}=\sum_{i=1}^{m} \frac{33}{16}+\frac{4}{2^{i+1}}+\frac{9}{2^{i+2}} . . \tag{20}
\end{gather*}
$$

Furthermore (20) can be simplified as (21) and it represents the generalized formulae for calculation of TSA of m-bit CA i.e. it may be TSA of $8,16,32,64$-bit CA.

$$
\begin{equation*}
T S A_{m-b i t C A}=\sum_{i=1}^{m} \frac{33 \times 2^{2 \times i}+68 \times 2^{i}-25}{2^{(i+2) \times 2}} \tag{21}
\end{equation*}
$$

The conventional full adder is designed by using twenty two basic standard logic cells, shown in figure 2. The TSBCC of m - bit adder is a summation of the gate count of all individual full adder circuits. The calculation of the
total standard basic cell count needed for the design of an m - bit conventional adder is given by

$$
\begin{equation*}
T S B C C_{m-b i t C A}=\sum_{i=1}^{m} S B C C_{C F A(i-1)} \tag{22}
\end{equation*}
$$

The gate count of each and every CFA is twenty two. Hence, modify (22) as

$$
\begin{equation*}
T S B C C_{m-b i t C A}=\mathbf{2 2} \times \mathbf{m} \tag{23}
\end{equation*}
$$

## B. Modified Conventional Full Adder (MCFA) design

The MCFA [11] is designed by redrafting the CFA design logic expressions $(14,16)$. The modified 1-bit conventional full adder is constituted by three modules as shown in figure 4. Module 1 and module 2 are represented as XOR logic. The module3, which is a Carry Generation Network (CGN) is used to generate output carry bits. The MCFA design is developed based on intermediate results (denoted as ' $P$ '), which are represented as (24) intermediate signals ' $P$ '. The signal ' $P$ ' is defined by taking ExclusiveOR between A and B inputs.

$$
\begin{gather*}
P=\bar{A} B+A \bar{B}  \tag{24}\\
S=\bar{P} C_{i}+P \bar{C}_{i}  \tag{25}\\
C_{o}=P C_{i}+A B \tag{26}
\end{gather*}
$$



Figure 4. Block diagram of MCFA

With the help of intermediate results, the sum and carryout expressions can be attained, and they are represented as logic expressions $(25,26)$. The switching activity of logic expressions $(24,25)$ and $(26)$ is specified in figure 5 . From the inspection of figure 5 the MCFA requires a total of thirteen [6 AND, 3 OR, and 4 NOT] basic logic cells, and SA is around 2.297. The Switching Activity [18][19] of modified conventional full adder [2] is calculated as follows

$$
\begin{equation*}
S A=\sum_{i=1}^{3} S A_{\text {module-i }}=4 \times \frac{1}{4}+4 \times \frac{3}{16}+5 \times \frac{7}{64}=\mathbf{2 . 2 9 7} \tag{27}
\end{equation*}
$$



Figure 5. Logic diagram of MCFA

The block diagram of the m- bit modified conventional adder is designed by replacing CFA with MCFA in each and every stage of the figure 3 . The total switching activity of the m - bit MCA is an addition of the SA of all individual MCFA's, and it shows in (28). The estimation of the TSA of m-bit MCA is as follows:

$$
\begin{equation*}
T S A_{m-b i t M C A}=\sum_{i=1}^{m} S A_{M C F A(i-1)} \tag{28}
\end{equation*}
$$

While substituting SA values for all stages in (28), it is rewritten as (29). After imposing the generalization method on (29), it becomes (30).

$$
\begin{array}{r}
T S A_{m-b i t M C A}=4 \times \frac{1}{4}+4 \times \frac{3}{16}+5 \times \frac{7}{64}+\cdots \\
T S A_{m-b i t M C A}=\sum_{i=1}^{m} \frac{28}{16}+\frac{5 \times\left(2^{i+2}-1\right)}{2^{(i+2) \times 2}} \tag{30}
\end{array}
$$

The final expression to calculate TSA of m-bit MCA i.e. $64,128,256$-bit MCA is given by

$$
\begin{equation*}
T S A_{m-b i t M C A}=\sum_{i=1}^{m} \frac{28 \times 2^{2 \times i}+20 \times 2^{i}-5}{2^{(i+2) \times 2}} \tag{31}
\end{equation*}
$$

Equation (31) represents the generalized expression, which is used to estimate the TSA of m-bit MCA and it is also applicable for multi-operand adders.

The modified conventional full adder is designed by using thirteen basic standard logic cells shown in figure 5.

The calculation of the total standard basic cell count needed for the design of an m-bit modified conventional adder is given as

$$
\begin{equation*}
T S B C C_{m-b i t M C A}=\sum_{i=1}^{m} S B C C_{M C F A(i-1)} \tag{32}
\end{equation*}
$$

Each and every MCFA requires thirteen gates. As a result,
(32) becomes

$$
\begin{equation*}
T S B C C_{m-b i t M C A}=\mathbf{1 3} \times \mathbf{m} \tag{33}
\end{equation*}
$$

## C. Proposed Full Adder (PFA) design

The Exclusive-OR gate (XOR) behaves as one of the fundamental modules used in binary adder circuits. The functionality of the XOR gate is derived by using three basic gates (AND, OR, and NOT). The conventional XOR gate shown in figure 6 requires five basic gates and an SA value of $\mathbf{1 . 0 6 5}$. The proposed XOR gate is designed by applying the logic decomposition method to a conventional XOR gate.


Figure 6. Logic diagram Conventional and Proposed XOR gate

In proposing the XOR gate, it is possible to obtain a minimum SA value and basic logic cells by removing two NOT gates without changing the functionality of the XOR gate. The proposed XOR gate is designed with three gates and the SA value is reduced to $\mathbf{0 . 5 6 2 5}$. Using the proposed XOR gate, a new full adder is developed and it is shown in figure 7. The proposed $3 \rightarrow 2$ binary adder is designed based upon the following Boolean expressions:

$$
\begin{gather*}
P=(\bar{A}+\bar{B})(B+A)  \tag{34}\\
S=\left(\bar{P}+\bar{C}_{i}\right)\left(C_{i}+P\right)  \tag{35}\\
C_{o}=P C_{i}+B A \tag{36}
\end{gather*}
$$



Figure 7. Logic diagram of PFA and SA value at each output node

Based on the logic decomposition method, the Boolean logic expressions $(24,25)$ are modified as logic expressions $(34,35)$. The logic diagram of the proposed full adder is shown in figure 7. The PFA has nine (4 AND, 3 OR, and 2 NAND) basic cells, and the SA value is $\mathbf{1 . 2 9 7}$. The SA
[14][16] of PFA is calculated as follows:

$$
\begin{equation*}
S A=\sum_{i=1}^{3} S A_{\text {module }-i}=4 \times \frac{3}{16}+5 \times \frac{7}{64}=\mathbf{1 . 2 9 7} \tag{37}
\end{equation*}
$$

The block diagram of the m-bit proposed conventional adder is designed by replacing CFA with PFA in each and every stage of the figure 3. The total switching activity of m - bit PA is an addition of the SA of all individual PFA's and is expressed as (38). The estimation of the TSA of m -bit PA is as follows:

$$
\begin{equation*}
T S A_{m-b i t P A}=\sum_{i=1}^{m} S A_{P F A(i-1)} \tag{38}
\end{equation*}
$$

Equation (39) represents the sum of the SA values of each and every stage, which is designed by using the proposed full adder.

$$
\begin{equation*}
T S A_{m-b i t P A}=4 \times \frac{3}{16}+5 \times \frac{7}{64}+\cdots \tag{39}
\end{equation*}
$$

After applying the generalized method on (39), it can be rewritten as (40).

$$
\begin{equation*}
T S A_{m-b i t P A}=\sum_{i=1}^{m} \frac{12}{16}+\frac{5 \times\left(2^{i+2}-1\right)}{2^{(i+2) \times 2}} \tag{40}
\end{equation*}
$$

The final equation to estimate the TSA of any size m-bit PA is represented by (41) and is represented as

$$
\begin{equation*}
T S A_{m-b i t P A}=\sum_{i=1}^{m} \frac{12 \times 2^{2 \times i}+20 \times 2^{i}-5}{2^{(i+2) \times 2}} \tag{41}
\end{equation*}
$$

The proposed full adder is designed by using nine basic standard logic cells shown in figure 7. The calculation of the total standard basic cell count needed for the design of the $m$-bit proposed adder is given by

$$
\begin{equation*}
T S B C C_{m-b i t P A}=\sum_{i=1}^{m} S B C C_{P F A(i-1)} \tag{42}
\end{equation*}
$$

Each and every PFA requires nine gates. Hence, (42) becomes

$$
\begin{equation*}
T S B C C_{m-b i t P A}=\mathbf{9} \times \mathbf{m} \tag{43}
\end{equation*}
$$

The overall comparison of all three adders in terms of basic logic (AND, OR, NOT) cells, standard basic cell count, and switching activity value is presented in table III. From table III (* is a NAND gate), it can be observed that the proposed method has a minimum basic cell count and an SA value.

Here, the SA value of a particular bit adder is estimated from (21, 31 and 41). First, we calculated the SA value for (2-16) bit adders and then (17-128) bit adders. Furthermore,

TABLE III. THEORETICAL COMPARISON OF THREE FULL ADDERS

| Type of Adder | AND Cells | OR | NOT | SBCC | SA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CFA | 11 | 5 | 6 | 22 | 3.796 |
| MCFA | 6 | 3 | 4 | 13 | 2.297 |
| PFA | $\mathbf{4 + 2}^{*}$ | $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{9}$ | $\mathbf{1 . 2 9 7}$ |

TABLE IV. AVERAGE SA VALUE OF M-BIT ADDER AT ANY PARTICULAR BIT

| Type of m-bit Adder | CA | MCA | PA |
| :---: | :---: | :---: | :---: |
| At (2-16)-bit | 2.296 | 1.822 | 0.822 |
| At (17-128)-bit | 2.063 | 1.75 | 0.75 |

an average SA value is estimated for all m- bit adders. By inspection of SA values presented in table IV, we found that m - bit PA requires a lower SA value.

## 5. RESULTS AND COMPARISON

In the following section, we first discuss the implementation results, followed by a performance comparison, followed by theoretical analysis to verify the simulation results.

In this work, we used three different full adder designs. The three presented designs are evaluated based on performance metrics such as cell count, power dissipation, and delay. The entire motif has been evolved using Verilog HDL and implemented in Xilinx Vivado V. 2017 under the Zynq7000 family. The RTL diagrams of the presented designs are obtained using the Open Elaborated Method. The RTL schematic, power dissipation, and delay of CFA are shown in figure 8. According to the CFA implementation result, the CFA is associated with seventeen basic logic cells, 387 mW of power consumption, and a delay of 7.125 ns .


Figure 8. Implementation result of CFA


Figure 9. Implementation result of MCFA

The delay, power consumption, and basic logic cell count of MCFA is shown in figure 9. In view of the synthesis and implementation results of MCFA, the MCFA
requires nine basic logic cells, 7.15 ns of delay, and 282 mW of power dissipation.

The power dissipation, delay, and RTL schematic of the PFA are shown in figure 10. By investigating the implementation result of the PFA, the PFA corresponds to seven basic logic cells, 211 mW of power dissipation, and 7.106ns of delay.


Figure 10. Implementation result of PFA

The power dissipation of three $3 \rightarrow 2$ binary adder designs at different load capacitances (i.e., $3 \mathrm{pF}, 6 \mathrm{pF}, 12 \mathrm{pF}$, and 15 pF ) is observed and shown in figure 11. At any load capacitance, the proposed full adder has minimum dynamic power dissipation.


Figure 11. The power dissipation of full adder designs at different load Capacitance (CL)

The results of various full adders in terms of the standard basic cell count, power, and delay after synthesis and

TABLE V. COMPARISON OF BINARY ADDERS BASED ON IMPLEMENTATION RESULTS

| Name of the Design | SBCC | Signal Power | Logic Power | Dynamic Power(mW) | Static Power(mW) | Delay (nsec) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CFA | 17 | 4 | 1 | 264 | 123 | 7.125 |
| MCFA | 9 | 2 | 1 | 160 | 122 | 7.125 |
| PFA | $\mathbf{7}$ | $\mathbf{1}$ | $<1$ | $\mathbf{9 0}$ | $\mathbf{1 2 1}$ | $\mathbf{7 . 1 0 6}$ |

TABLE VI. COMPARISON OF BINARY ADDERS BASED ON PERFORMANCE METRICS

| Name of the Design | Delay (nsec) | Average Power | Dynamic Power | FOM (nJ) | PDP (nJ) | EDP $\left(\times 10^{-21} \mathbf{J}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CFA | 7.125 | 193.5 | 264 | 1.378 | 1.881 | 13.402 |
| MCFA | 7.125 | 141 | 160 | 1.004 | 1.140 | 8.122 |
| PFA | $\mathbf{7 . 1 0 6}$ | $\mathbf{1 0 5 . 5}$ | $\mathbf{9 0}$ | $\mathbf{0 . 7 4 9}$ | $\mathbf{0 . 6 3 9}$ | $\mathbf{4 . 5 4 4}$ |

implementation using the Zynq-7000 family from figures 8,9 and 10 are taken to evaluate the performance metrics of adder designs. The performance matrices of three $3 \rightarrow 2$ binary adder designs are compared in terms of the standard basic cell count, critical path delay, and power dissipation shown in table V. From the implementation results of three adder designs, we found that PFA requires a minimum standard basic logic cell count, power dissipation, and delay compared to the other two designs.

Further, we can estimate other performance metrics such as Figure of Merit (FOM), PDP, and EDP. FOM of digital IC is defined as the product of critical path delay and average power dissipation. It is a term used to distinguish the performance of digital logic circuits. In any digital circuit, a low value of $F O M$ is desirable.

$$
\begin{equation*}
F O M=C P D \times P_{\text {avg }} \tag{44}
\end{equation*}
$$

Because power dissipation and delay alone cannot assess the overall performance of an adder circuit, Power Delay Product ( $P D P$ ) is defined as the product of dynamic power consumption and Critical Path Delay (CPD) and is expressed as

$$
\begin{equation*}
P D P=P_{d} \times C P D \tag{45}
\end{equation*}
$$

In order to design a high-speed and performing full adder, we need an optimized CPD and PDP value. However, a logic circuit with small values of $P D P$ may execute slowly. Therefore, an energy delay product (EDP) is calculated to comment on the high performance of the logic circuit. It is a product of PDP and CPD. Thus, FOM, PDP, and EDP have been calculated for the full adder designs and are shown in table VI. Figure 12 shows a graphical representation of the proposed full adder in terms of percentage improvement in reduction of total standard basic cell count, $F O M, P D P$, and EDP with respect to conventional and modified conventional full adders. The signal and logic power dissipation of the proposed full adder after implementing the design using the Xilinx Vivado tool is 3 mW and the power dissipation reported by the simulation tool is verified by using theoretical analysis. The theoretical analysis is done on the


Figure 12. Percentage of improvement in the performance metrics of PFA compared to others

Register Transfer Level (RTL) schematic of the proposed full adder. Here we performed a theoretical analysis on the proposed full adder only and this method is applicable for the remaining designs. In order to evaluate the dynamic (signal and logic) power dissipation, we need to know the switching activity and load capacitance of each and every gate. The Fan-out (F) concept is used to find the load capacitance of any logic gate. Fanout is defined as the ratio of load capacitance and to the gate capacitance.

$$
\begin{equation*}
F=\frac{C_{L}}{C_{G}} \tag{46}
\end{equation*}
$$

Where, $C_{L}$ indicates the load capacitance of the gate, $F$ represents Fanout,
$C_{G}$ denotes the gate capacitance of the gate.
From the equation (46) the load capacitance is expressed as

$$
\begin{equation*}
C_{L}=F \times C_{G} \tag{47}
\end{equation*}
$$

The load capacitance and switching activity at each node in the RTL schematic are listed in table VII. While calculating dynamic power dissipation, we considered some specifications of the Zynq-7000 family. According to the

TABLE VII. THE SA VALUE AND LOAD CAPACITANCE AT OUTPUT NODE OF EACH AND EVERY GATE FOR FIGURE 10

| Node | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| SA | $\frac{3}{16}$ | $\frac{3}{16}$ | $\frac{3}{16}$ | $\frac{7}{64}$ | $\frac{7}{64}$ | $\frac{7}{64}$ | $\frac{7}{64}$ |
| $\mathrm{C}_{L}$ | $\mathrm{C}_{G}$ | $2 \mathrm{C}_{G}$ | $2 \mathrm{C}_{G}$ | $\mathrm{C}_{G}$ | $2 \mathrm{C}_{G}$ | $\mathrm{C}_{G}$ | $\mathrm{C}_{G}$ |

TABLE VIII. I/O POWER CONSUMPTION CALCULATIONS FOR FIGURE 10

| S.No | $\mathrm{I} / \mathrm{O}$ path | Nodes | SA value | $\mathrm{Pd} @(2.2 \mathrm{~V}, 9 \mathrm{pf}, 140 \mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{~A} \rightarrow \mathrm{~S}$ | $[2,3,5,6],[1,3,4,6],[2,3,4,6],[1,3,5,6]$ | 4.0938 | 27.286 |
| 2 | $\mathrm{~A} \rightarrow \mathrm{C}_{Y}$ | $[1,3,5,7],[2,7],[2,3,5,7]$ | 2.4531 | 16.350 |
| 3 | $\mathrm{~B} \rightarrow \mathrm{~S}$ | $[2,3,5,6],[1,3,4,6],[2,3,4,6],[1,3,5,6]$ | 4.0938 | 27.286 |
| 4 | $\mathrm{~B} \rightarrow \mathrm{C}_{Y}$ | $[1,3,5,7],[2,7],[2,3,5,7]$ | 2.4531 | 16.350 |
| 5 | $\mathrm{C} \rightarrow \mathrm{S}$ | $[4,6],[5,6]$ | 0.5469 | 3.645 |
| 6 | $\mathrm{C} \rightarrow \mathrm{C}_{Y}$ | $[5,7]$ | 0.3281 | 2.186 |

Xilinx Vivado tool, the total power dissipation consumed by the circuit is defined as the sum of signal, logic power, and input to output power.

$$
\begin{equation*}
P_{D}=P_{S L}+P_{I O} \tag{48}
\end{equation*}
$$

Where, $P_{D}$ represents total dynamic power dissipation, $P_{S L}$ is power dissipation due to signals and logic,
$P_{I O}$ is power dissipation due to transmission of data from input to output.

The I/O power consumption calculation for each and every combination of input signal to output signal is shown in table VIII and the total I/O power is $\mathbf{8 5} \mathbf{m W}$.

$$
\begin{gather*}
P_{S L}=\sum_{i=1}^{\text {node }}\left[\alpha_{i} \times C_{L i} \times V_{d d}^{2} \times f\right]  \tag{49}\\
P_{S L}=\left(\frac{3}{16} \times C_{g}+\frac{3}{16} \times 2 C_{g}+\frac{3}{16} \times 2 C_{g}+. .\right) \times V_{d d}^{2} \times f  \tag{50}\\
P_{S L}=\mathbf{3} \mathbf{~ m W} \tag{51}
\end{gather*}
$$

From equation(51) and table VIII the total dynamic power consumption is $\mathbf{8 8} \mathbf{~ m W}$. According to implementation results of the PFA design, the total dynamic power dissipated by the PFA design is $90 \mathbf{~ m W}$, which is verified by theoretical dynamic power calculation analysis.

Furthermore, the three full adder design methods are imposed on 32-bit adders and compared in terms of total standard basic cell count. The proposed adder design reduces the total standard basic cell count compared to the remaining adder designs, which is shown in table IX. The generalized expression to estimate the total standard basic cell count for any size of adder is shown in table X.

Using the values listed in table X , further, we are defining other performance metrics such as Figure of Merit (FOM), PDP, and EDP. The performance metrics of the 32-
bit adder design are shown in table XI. The improvement of 32-bit proposed adder performance metrics in terms of percentage with respect to 32 -bit CA and MCA is shown in figure 13. The proposed 32-bit adder is attractive in improving $59.1 \%$ in theoretical TSBCC, $58.8 \%$ in RTL TSBCC, $57.7 \%$ in dynamic power dissipation and $60 \%$ in PDP compared to conventional method and $30.8 \%$ in theoretical TSBCC, $22.2 \%$ in RTL TSBCC, $50.7 \%$ in dynamic power dissipation and $52.9 \%$ in PDP compared to the modified conventional method. The EDP of the proposed 32-bit adder is reduced by $62.2 \%$ compared to the conventional method and $55.1 \%$ compared to the modified conventional method.
The simulation result of 1-bit adder when all inputs are


Figure 13. Performance metric's improvements in 32-bit PA w.r.t CA and MCA
logic 1 is shown in figure 14. The 32-bit adder is simulated by applying $\mathrm{A}=4 \mathrm{~b} 9$ and $\mathrm{B}=11 \mathrm{~d} 5$ as inputs, which results output as ' $\mathrm{Z}=168 \mathrm{e}$ '.


Figure 14. Simulation result of 1-bit and 32-bit adder

TABLE IX. IMPLEMENTATION RESULTS OF 32-BIT ADDER

| Name of the Design | Theoretical TSBCC | RTL TSBCC | $\mathbf{P}_{S L}$ | $\mathbf{P}_{\text {static }}$ | Delay (nsec) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CA | 704 | 544 | 156 | 150 | 24.81 |
| MCA | 416 | 288 | 134 | 144 | 24.56 |
| PA | $\mathbf{2 8 8}$ | $\mathbf{2 2 4}$ | $\mathbf{6 6}$ | $\mathbf{1 2 8}$ | $\mathbf{2 3 . 4 5}$ |

TABLE X. COMPARISON OF M-BIT ADDERS w.r.t CELL COUNT

| m-bit | Theoretical | RTL |
| :---: | :---: | :---: |
| CA | $22 \times \mathrm{m}$ | $17 \times \mathrm{m}$ |
| MCA | $13 \times \mathrm{m}$ | $9 \times \mathrm{m}$ |
| PA | $\mathbf{9} \times \mathbf{m}$ | $\mathbf{7} \times \mathbf{m}$ |

TABLE XI. 32-BIT ADDER, PERFORMANCE METRICS COMPARISON

| Name of the Design | Delay (nsec) | Average Power | Dynamic Power | FOM (nJ) | PDP (nJ) | EDP (nJ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA | 24.81 | 153 | 156 | 3.795 | 3.870 | 96.01 |
| MCA | 24.56 | 139 | 134 | 3.413 | 3.291 | 80.83 |
| PA | $\mathbf{2 3 . 4 5}$ | $\mathbf{9 7}$ | $\mathbf{6 6}$ | $\mathbf{2 . 2 7 4}$ | $\mathbf{1 . 5 4 7}$ | $\mathbf{3 6 . 2 9}$ |

## CONCLUSION

Based on the switching activity and logic decomposition methods, a novel full adder is proposed. The SA values of basic logic gates are compared, and the NOT gate requires a large SA value. In proposing full adder, we reduced the count of NOT gates, which eventually leads to minimize the dynamic power dissipation and standard basic cell count. The proposed full adder shows significantly better performance in terms of the standard basic cell count, power dissipation, FOM, and EDP respectively, compared to the other two designs. However, the proposed full adder does not dissipate the minimum power (which is applicable for future scope of research work), it has the minimum logic cell count and better EDP compared to the other two adder designs. Thus, the proposed full adder is suitable for large bit size adders, multipliers, and FinFET based VLSI digital circuits and architectures.

## References

[1] B. K. Mohanty, "Efficient fixed-width adder-tree design," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 2, pp. 292-296, 2018.
[2] S. Purohit and M. Margala, "Investigating the impact of logic and circuit implementation on full adder performance," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 7, pp. 1327-1331, 2011.
[3] M. Maeen, V. Foroutan, and K. Navi, "On the design of low power 1-bit full adder cell," IEICE Electronics Express, vol. 6, no. 16, pp. 1148-1154, 2009.
[4] S. Abed, Y. Khalil, M. Modhaffar, and I. Ahmad, "High-performance low-power approximate wallace tree multiplier," International Journal of Circuit Theory and Applications, vol. 46, no. 12, pp. 23342348, 2018.
[5] S. Raghuraman and L. Nazhandali, "Does gate count matter? hardware efficiency of logic-minimization techniques for cryptographic primitives."
[6] S. Lin, T. Lin, and Z. W. Liu, "A discussion of the design method of full adder circuit," in Applied Mechanics and Materials, vol. 135. Trans Tech Publ, 2012, pp. 15-20.
[7] S. Das, S. Ghosh, P. Dasgupta, and S. Sensarma, "A rule-based method for minimizing power dissipation by reducing switching activity of digital circuits," 2015.
[8] P. Patali and S. T. Kassim, "Efficient modular hybrid adders and radix-4 booth multipliers for dsp applications," Microelectronics Journal, vol. 96, p. 104701, 2020.
[9] A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital cmos circuits," Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, 1995.
[10] M. Münch, B. Wurth, R. Mehra, J. Sproch, and N. Wehn, "Automating rt-level operand isolation to minimize power consumption in datapaths," in Proceedings of the conference on Design, automation and test in Europe, 2000, pp. 624-633.
[11] K. Kaur and A. Noor, "Strategies \& methodologies for low power vlsi designs: A review," International Journal of Advances in Engineering $\mathcal{E}$ Technology, vol. 1, no. 2, p. 159, 2011.
[12] K. Roy and S. C. Prasad, "Circuit activity based logic synthesis for low power reliable operations," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 4, pp. 503-513, 1993.
[13] A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," 1992.
[14] J. H. Satyanarayana and K. K. Parhi, "Theoretical analysis of wordlevel switching activity in the presence of glitching and correlation,"

IEEE transactions on very large scale integration (VLSI) systems, vol. 8, no. 2, pp. 148-159, 2000.
[15] J. R. Black, "Electromigration-a brief survey and some recent results," IEEE Transactions on Electron Devices, vol. 16, no. 4, pp. 338-347, 1969.
[16] I. Brzozowski and A. Kos, "Minimisation of power consumption in digital integrated circuits by reduction of switching activity," in Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, vol. 1. IEEE, 1999, pp. 376-380.
[17] N. D. Habeeb, "Minimizing power consumption in combinational logic circuits by reducing switching activity," University of Thi-Qar Journal for Engineering Sciences, vol. 2, no. 1, pp. 118-125, 2011.
[18] R. Menon, S. Chennupati, N. K. Samala, D. Radhakrishnan, and B. A. Izadi, "Switching activity minimization in combinational logic design." in $E S A / V L S I$. Citeseer, 2004, pp. 47-53.
[19] V. Krishna, R. Chandramouli, and N. Ranganathan, "Computation of lower and upper bounds for switching activity: A unified approach," in Proceedings Eleventh International Conference on VLSI Design. IEEE, 1998, pp. 230-233.
[20] J. Monteiro, S. Devadas, A. Ghosh, K. Keutzer, and J. White, "Estimation of average switching activity in combinational logic circuits using symbolic simulation," IEEE transactions on computeraided design of integrated circuits and systems, vol. 16, no. 1, pp.

121-127, 1997.


C Pakkiraiah C. PAKKIRAIAH received the B.Tech degree from JNTUA, in 2009 and the M.Tech degree from JNTUA in 2013. He is currently a Research Scholar in the Dept. of Electronics and Communication Engineering, SVU College of Engineering, S.V.University, Tirupati. His current research interests include Low Power digital design. Data Security and VLSI design.


Dr. R.V.S. Satyanarayana Dr. R.V.S. Satyanarayana is a Professor in the Dept. of ECE, SVUCE. He received Ph.D. degree from S.V.University in 2003. He is currently serving as Vice-Principal, SVUCE, S.V.University, Tirupati. His research interests include Communications and BioMedical Engineering.

