Browsing by Subject "Brent Kung adder, Han Carlson adder, Hybrid Han Carlson adder, Kogge Stone adder, Multiply accumulate, Parallel prefix adder, Verilog HDL, Xilinx vivado design suite"

Now showing items 1-1 of 1

Power Efficient Multiply Accumulate Architectures using Modified Parallel Prefix Adders for Low Power Applications

S, Rakesh; Grace, K. S. Vijula (2020-07-01)

This paper presents different power efficient multiply accumulate architectures based on modified parallel prefix adders. A general multiply accumulate unit consists of a multiplier, an adder and an accumulator. The ...

All Journals