Browsing by Subject "Verilog HDL"

Now showing items 1-1 of 1

Design of Serial Multiplier Circuit Based on a Variable Length Conditional Binary Counter for Improved Critical Path Delay and Slack Time

Gupta, Mangal Deep; Chauhan, Rajeev (2021-07-25)

In this paper, a variable-length conditional counter algorithm is proposed to count or add the partial products of serial multiplier circuits for minimizing computational delay. The proposed variable-length conditional ...

All Journals